Western Digital, Corp.
Serial Number: 09/628,582

2

Patent
Docket: K35A0648

In The Specification

Please amend the paragraph on page 3, lines 13-19, as follows:

In one embodiment, ~~the~~ at least one switching element further comprise a disk storage device connected to the disk storage interface. In another embodiment, the switching elements further comprise a plurality of virtual lanes, wherein at least one of the virtual lanes is reserved for transferring data associated with the scheduled requests, at least one of the virtual lanes is reserved for transferring the scheduling data, and the virtual lane for transferring the scheduling data comprises a higher priority than the virtual lane for transferring the data associated with the scheduled requests.

Please amend the paragraph on page 5, lines 11-25, as follows:

The microprocessor 8 in the network switch 2 executes a conventional routing algorithm for routing requests (messages) between the nodes in the network (e.g., host initiators, storage devices, etc.). The network switch 2 comprises buffers 10_0-10_N which buffer the requests before and after the requests are transmitted through the switched fabric 4. In one embodiment, a request consists of a packet having a packet header comprising routing data which identifies the ~~source~~ destination node for the packet. The microprocessor 8 processes the packet header in order to route the packet through the switched fabric 4. A suitable routing algorithm implemented by the microprocessor 8 generates control data for configuring the switching elements within the switched fabric 4. Any suitable routing algorithm may be implemented by the network switch 2, and it may support Unicast or Multicast Routing. The routing decisions may be made centrally, at the source, distributed, or multiphase, implemented using a lookup table or using a finite-state machine. Further, the routing algorithm may be deterministic or adaptive. A discussion of various routing

Western Digital, Corp.
Serial Number: 09/628,582

3

Patent
Docket: K35A0648

A2
end

algorithms which may be employed in the embodiments of the present invention is provided by Jose Duato et al. in the text book "*Interconnection Networks, an Engineering Approach*", IEEE Computer Society, 1997.